The aim of this work is to study hot carrier degradation starting from microscopic mechanisms of defect generation and its effects on noise behaviour of scaled strained-Si MOSFETs. As device dimensions decrease, hot carrier effects, which are mainly due to the presence of a high electric field inside the device, are becoming a major device/circuit design concern. Studies of hot carrier degradation in high-mobility SiGe channel MOSFETs, in which a more severe degradation is expected due to the smaller bandgap compared to Si, are highly essential. A comprehensive model for hot carrier degradation has been used in simulation to capture the physical picture behind these detrimental effects. In this work, hot carrier degradation modelling issues have been carefully analysed and a comprehensive physics-based hot carrier degradation simulation study has been taken up. Peculiarities of the defect generation kinetics as well as their impact on degradation are discussed. We present the results of our studies on the hot carrier degradation in novel high-mobility SiGe/strained-Si channel MOSFETs and its effects on the low-frequency noise. It is shown due to hot carrier degradation, the hole mobility is degraded by about 40% after stressing. A two-fold degradation in drain current is also observed.
Introduction
For the last six decades, CMOS and bipolar technologies have provided consistent scaling and enabled the implementation of high-density, high-speed, and low-power ULSI systems. Continuous enhancement of MOSFET performance has been achieved mostly by geometrical scaling as was predicted by Moore (1965) . Each new technology generation is driving towards higher performance and increased complexity which gives rise to higher costs of product development. To continue with the Moore's law trend, materials such as strained-Si, high-k gate dielectric, and metal gate have been implemented to enhance the device performance. The constant downscaling and use of new materials has given rise to a number of reliability issues and degradation of device performance. However, the cost and time required to use the new material and/or technology is significant as numerous choices and combinations are available for the development.
In this aspect, the use of technology computer aided design (TCAD) has become more essential for the virtual characterisation of technology before its real application. Recent research efforts have helped us to better understand the issues specific to transistor design, and we are currently better equipped with process technologies. Complementing experimental work, the TCAD combination allows optimising and predicting the performance of new devices. TCAD is now an indispensable part of semiconductor modelling and design (Armstrong and Maiti, 2008) .
With the scaling down of CMOS and bipolar technology, many secondary effects become more pronounced, such as drain induced barrier lowering, process variations, gate tunnelling leakage, mobility degradation, and increasing power consumption. With the development of TCAD tools, accurate device structure and doping profiles are possible from process simulation and characterisation of the transistor performance can be precisely done using device simulation. Due to this TCAD is being widely used in foundries for better understanding of the processes as well as the device physics which is not possible in measurements.
CMOS device reliability is a serious concern. To assure the product quality from all aspects, design for reliability is becoming vital and it needs be incorporated in the design flow through different levels of abstraction. In nano scale MOSFETs, trapping of charge carriers inside the oxide region is a serious issue. There are various reported results which show the degradation of device performances due to the presence of these trapped charges in different gate oxides (Sim et al., 2004 (Sim et al., , 2005 Chowdhurz et al., 2007; Sarwar et al., 2009; Hu et al., 2009 ). However, unique hot carrier properties, when properly exploited, can be used as characterisation tools for oxide damage as well as novel device structures.
As a low-level approach, the basic physics involved has to be understood and implemented in models. Bias temperature instabilities and time-dependent dielectric breakdown due to hot carrier degradation (HCD) have been at the forefront of critical reliability issues. The CMOS device performance is affected by several degradation mechanisms. Most of the degradation mechanisms include: trap generation, trapping of injected charge, oxide breakdown, inter-diffusion of metals, stress migration, drifting of ions, and impact of hot carriers. The degradation mechanisms can affect the interface of oxide and substrate or the oxide present below the gate itself.
Generally 'hot carriers' are the particles that attain a very high kinetic energy from being accelerated by a high electric field. HCD is mainly caused by charge carriers with high energy remaining in the channel of a MOSFET. Although the detrimental effects of HCD has been known for long, it still remains one of the most significant concerns for reliability. Both n and p-MOSFETs are affected by this. The charge carriers flow from source to drain by applying drain-source voltage when the MOSFET is biased in inversion. These charge carriers acquire energy from the electric field which is induced by the applied drain to source voltage. These energetic carriers can get trapped and generate interface states. These defects then lead to threshold voltage shifts and transconductance degradation of MOS devices.
Several factors must be considered for a proper modelling of HCD phenomena such as, 1 Track the correlation between trap concentration and border and oxide traps.
2 Deduce the impact of the gate oxide thickness on trapping in the oxide bulk.
3 The profiling of border and oxide traps means not only their dependences on the lateral coordinate but also on the coordinate inside the oxide film.
4 Analysis of mechanisms for the generation of new bulk traps during the hot carrier stress and finally link the trap generation and stress-induced induced leakage current.
The low frequency noise characterisation is important for new devices as well as during the lifetime of the MOSFET. The traps at the Si-SiO 2 interface and in the gate oxide are responsible for generating low frequency noise in MOSFETs (Vasina et al., 1998; Salm et al., 2007) . The interface and oxide trapped charge density and distribution gets modified due to degradation caused by hot-carrier (HC) stressing with increase in stress time. In this work, the effects of hot-carrier stress on the static and low-frequency noise characteristics of p-MOSFETs, fabricated in a strained-Si CMOS technology have been studied. The degradation mechanism in p-MOSFETs is mainly referred as negative bias temperature instability (NBTI), which can be caused by a relatively small negative gate voltage. NBTI is an important reliability issue in p-MOSFETs. There are two main types of traps which contribute to NBTI. Interface traps: These traps cannot be recovered over a reasonable time of operation. It is believed that the Si-H bonds located at the silicon-silicon dioxide interface are broken when interacted with the protons coming from the substrate (Tsetseris et al., 2005) . When a gate voltage is applied, some holes are pulled into the oxide from channel of PMOS. These traps can be emptied when the stress voltage is removed. In advanced strain-engineered MOSFETs, however, the true origin of HCD is much more complicated, requiring more detailed knowledge of the multi-layered physics of defect creation. In this work, various aspects of strained-Si channel p-MOSFET (biaxially strained) reliability have been studied in details that have not been reported previously.
HCD mechanisms
The mechanism that is the basis of the HCD is hot electron injection. In the MOSFET a high electric field develops at the drain end of the device, especially in the case of short-channel MOSFETs. If the carriers gain sufficient energy to overcome the siliconsilicon dioxide barrier and make it into the gate dielectric, gate leakage current as well as interface states at the silicon-silicon dioxide interface are created. The main charge injection mechanisms are: a channel hot-electron injection b drain avalanche hot carrier injection c secondary generated hot-electron injection d substrate hot-electron injection.
The presence of large electric fields has major influence on the long term operation of modern ICs. These hot carrier related device instabilities have become a major reliability concern. A lot of work on theoretical, both analytical and numerical, modelling of hot carriers in semiconductors has been done, which provides a basic framework for simulation.
HC reliability have been based on physical models for long channel transistors. These approaches have been remarkably successful in predicting the time dependence of HC degradation on factors such as channel length, channel doping, and supply voltage in long-channel devices. HCD modelling has been reported by several groups. The physics-based concepts are: a approach presented by Hess et al., 2001) b the empirical extension of Hess model for TCAD device simulators by Penzin et al. (2003) c reaction-diffusion (R-D) framework proposed by Kufluoglu and Alam (2004) d energy-driven paradigm by Rosa (2005, 2010) e the Bravaix model based on the Hess approach Guerin et al., 2009 ).
HCD simulation
Several components are needed in treating the hot carrier related issues in semiconductor science:
1 Understanding the physics of hot carrier i.e., how they originate, their physical dynamics etc.
2 Understanding the damage created by hot carriers to devices, i.e., what is the nature of the damage 3 The effect of this damage on the electrical characteristics of the device.
Interface states generation during hot carrier stress is a well known phenomenon, but there exists a lot of controversy regarding the process of charge build-up inside the oxide. Detailed knowledge of the carrier distribution function is essential for accurate HCD modelling. The most important contribution towards the modelling of HCD was by Hess who explained the interaction between single and multiple carrier mechanisms for breaking of the Si-H bonds. Besides phonons and impact ionisation, another important scattering mechanism that is needed to accurately describe hot carrier phenomena is electron-electron scattering.
An accurate description of the band structure, a comprehensive set of scattering mechanisms calibrated against experimental results are needed to study hot-electron phenomena in scaled electron devices. At higher temperatures, the degradation due to hot carriers increases due to electron-electron scattering and its effect on the carrier distribution function.
A number of methods have been used to model hot carrier effects incorporating device degradation and simple correlations among the different effects. The carriers that have sufficiently high energies and momenta can get injected from the semiconductor into the surrounding dielectric films such as the gate and side wall oxides. The presence of mobile carriers in the oxides triggers various physical processes that can drastically change the device characteristics.
The effect of HCD is strong at the drain end or near the pinch-off region where the electric field is very high. The carriers become hot by gaining energy required for the bond breaking process. The interface states generated at the channel/oxide interface is also an important contribution to the HCD. These trapped charges cause the threshold voltage shift and also behave as scattering centres which degrade the carrier mobility, transconductance and drain current of the device.
Another important component of the damage is related to localised interface states, generated by hot carrier injection, upon the threshold voltage and the transconductance. The oxide damage is in the form of charge trapping and/or interface trap generation, which gradually builds up and changes the current-voltage characteristics of the transistor. These traps are distributed different times characterising their charge transfer (by tunnelling and/or thermal activation) with Si. The degradation under dynamic stress conditions, especially for large drain voltages, is found to be more pronounced than expected. The damage due to hot carriers is caused by breaking of the Si-H bonds in the vicinity of the interface which results in interface states generation and bulk oxide charge build-up (Ancona et al., 1988; Mahapatra et al., 2000; Cristoloveanu et al., 1993) , becomes pronounced at higher temperatures (Song et al., 1997; Bravaix et al., 1999; Moens et al., 2007; Enichlmair et al., 2007) . The effect of HCD in nano scale devices increases at higher temperatures because of increase in carrier scattering (Lee et al., 2008; Jo et al., 2009 , Amat et al., 2010 . Understanding the unique behaviour of hot carriers is only possible through extensive numerical simulations. Device simulations have been carried out to understand the basic physical mechanisms. The model implemented for HCD in the GTS framework (GTS) has been used to study the linear drain current degradation under hot carrier stress in 2D simulations. A comprehensive TCAD model has been used for HCD which utilises a solver for the Boltzmann transport equation for the accurate determination of the carrier distribution function. The effective length of the transistor is 200 nm and the oxide thickness is kept at 5 nm. The HCD model computes an acceleration integral along the semiconductor oxide interface to solve a rate equation for the interface trap density. The hot carrier stress results in an increase in the dangling bond concentration at the interface, which in turn increases the interface trap concentration. Basically two effects are responsible for the decrease in drain current. First, the electrostatic effect caused by the trapped charges in the interface, and second, the additional interface scattering which results in mobility degradation. The degradation in drain current is shown in Figure 1 . At stress conditions with high drain voltage and low gate voltage, the drain avalanche hot carrier injection is significant as the carriers gain their energy due to a high electric field in the drain region.
The electron hole pairs are generated due to impact ionisation caused by hot electrons. Hot electrons and hot holes are injected into the dielectric in the drain avalanche hot carrier injection regime. The interface trap density gets modified due to stress. This density is then used to study the device degradation at a given state of degradation via 3D simulation. The discrete traps and charges are placed randomly at or near the interface and their distribution along the interface has been used for simulation. The discrete near-interface charge distribution for two stress conditions is shown in Figure 2 . It is clearly observed that the intensity of defect generation is controlled by the extent of how hot the carriers are generated. 
HCD in SiGe/Strained-Si MOSFETs
Biaxially strained-Si grown on relaxed buffer of step graded Si 1-x Ge x layer, have been used in high mobility channel p-MOSFETs. Typically, 40% and 200% higher channel mobility have been achieved at 300 K and 77 K, respectively (Nayak et al., 1996) in comparison to conventional Si devices. N-MOSFETs suffer extensively from degradation due to presence of hot carriers. While recovery of HCD is typically neglected for reliability assessment, it has been shown that the degradation is not fully permanent and can be recovered by increasing the temperature. Because of this, defects are created at the interface of oxide and substrate and drain edge as well. Generally Hydrogen atoms are responsible for such phenomena at the interface where 'H' atoms can compensate the dangling bonds. A more severe degradation is expected due to the smaller bandgap compared to Si. The silicon atom has four valence electrons and hence it wants to bond with four atoms to be stable. In the silicon crystal each silicon atom bonds with four other silicon atoms but at the surface there are no silicon atoms to bond with and hence traps are formed. The interface traps cause degradation of transistor parameters like the threshold voltage, the trans-conductance, the on-current, and the carrier mobility at device level and increase the delay time at circuit level. These interface traps can be reduced more by annealing the surface with hydrogen gas. The remaining silicon dangling bonds react with hydrogen forming Si-H bonds and thus the defects are reduced to more extent. After the hydrogen passivation the density of interface defects can be reduced. These Si-H bonds can break at high temperatures or with the negative gate stress, forming interface traps.
The R-D model has been proposed by several groups (Alam et al., 2007; Jeppson and Svensson, 1977; Mahapatra et al., 2003) states that when a p-MOSFET is in strong inversion, the holes in the inversion layer react with Si-H bonds at the Si-SiO 2 interface and weaken the bonds. At high temperatures, these Hydrogen bonds dissociate forming active interface traps. Initially the generation rate of interface traps depends on the dissociation of the Si-H bonds. This process is reaction. Later the generation of interface traps depends on the diffusion of hydrogen atoms. This is diffusion step. In the hydrogen model, the hydrogen atoms from the Si substrate migrate to the Si/SiO 2 interface. These hydrogen atoms are produced when the phosphorous-hydrogen bonds (n-substrate) or the boron-hydrogen bonds (p-substrate) break. The hydrogen atoms when migrating towards are the interface traps a hole and becomes H + . The positive hydrogen atoms depassivate the Si-H bonds at the Si/SiO 2 interface forming H 2 and an interface trap. When the stress is removed the H 2 can passivate the dangling bonds and the degradation is reduced.
Physics-based models are used in this simulation for the degradation of Si-H bonds. Models of Si-H bond breaking based on a study of Si-H trap dynamics in which three bond breaking mechanisms are considered (Starkov et al., 2011 , Reggiani et al., 2013 , Ventura et al., 1995 have been included in simulation using ATLAS tool (Silvaco International, 2013) . The interface charge density N it can be calculated by integrating the following equation with respect to time:
• K F is the forward reaction rate
• N 0 is the Si-H bond density available before stress
• K R is the repassivation rate
N is the local density of atomic hydrogen.
The forward reaction rate at a particular energy, E, is given by the expression shown:
In the expression shown for K F (E) , the electric field perpendicular to the channel/oxide interface is represented by E ┴ and the field parallel to the channel is represented by E || . J n and J p are the electron and hole channel currents respectively, J n,FN and J p,FN are the electron and hole Fowler-Nordheim tunnelling currents respectively, and the density of holes at the interface is given by p. The parameters λ p and λ n represent the mean free path lengths of optical phonon scattering for holes and electrons respectively. The overall rate of depassivation is measured by K F0 and K R controls the overall repassivation rate (by released hydrogen). In the following, simulation results are presented on our study on HCD in high-mobility strained-Si channel MOSFETs.
Results and discussion
Figure 3 depicts the structure of the p-channel MOSFET. Figures 4 and 5 present the improvement in high field hole mobility (contour plots) as has been observed in experimental devices (Nayak et al., 1996) . However, hole mobility is observed to be degraded by about 40% after stressing ( Figure 5 ). Figure 6 shows the output (I d -V g ) characteristics before and after stressing. Drain current is degraded by almost three-fold. The degradation of drain current and transconductance of p-MOSFETs is due to reduction of the hole mobility. This is because of the interface and oxide traps generated by a negative gate voltage at higher temperatures. The (I d -V d ) output characteristics 'before' and 'after' stressing are shown in Figure 7 . Drain current is degraded by two-fold in this case. The output characteristics (I d -V d ) after stressing as a function of Ge content are presented in Figure 8 . As expected, the drain current increases as Ge content is increased. 
Low-frequency noise in p-MOSFETs
Strained-Si MOSFETs are essential in high speed circuit applications in RF and microwaves (Nanda et al., 2015) . The low frequency noise can degrade the performance of these circuits by causing unwanted phase change of the signals (Li and Liao, 2002) . Hence the investigation of low frequency noise in strained-Si MOSFETs is essential for optimising the device performance in advanced CMOS applications. Because of higher defect and interface trap density in the strained-Si devices compared to the bulk Si devices, the low frequency noise level is higher in strained-Si channel devices (Hua et al., 2004; Contaret et al., 2007) . In p-MOSFETs, the low frequency or 1/f noise further increases with negative bias temperature stress. Hence the study of low frequency noise in the device after negative bias temperature stress can provide valuable information regarding the defect densities and energy distribution of defects in the device. There are two popular models which describe successfully the low frequency noise or 1/f noise in MOSFETs. These are: In the first model, it has been proposed that the fluctuation in the number of carriers due to random trapping of charges at the surface states generates noise. The second model describes the source of low frequency noise is the fluctuation in mobility of the carriers due to scattering mechanisms. Among these, the Hooge model (Hooge, 1994) is widely accepted and has been used by researchers to describe the noise behaviour in MOSFETs. The noise spectral density function for the Hooge model is given by:
where J is the current density and the number of free charge carriers in the bulk semiconductor is given by N. α H , the Hooge's constant is an empirical parameter having an average value of 2 × 10 -3 for homogeneous samples. However, later on researchers found that Flicker noise or low frequency noise in MOSFETs is generated by mobility as well as the carrier number fluctuation due to random capture and release of charge carriers by the trap sites. A unified model proposed by Hung et al. (1990) have shown that the Hooge's parameter α H is proportional to the distribution of traps around the Fermi energy level (N t ) which is given as:
The input-referred gate voltage noise spectral density S VG can be expressed as (Huang et al., 2015) :
These low frequency noise models have also proven to be useful for describing the low frequency noise in heterostructure MOSFETs. The interface trap density of strained-Si channel MOSFETs is higher than the bulk Si channel MOSFETs due to the Ge out diffusion from the relaxed Si 1-x Ge x buffer into the strained-Si channel/oxide interface (Hua et al., 2004) . These atoms act as trap centres which are the sources of low frequency noise. With increase in Ge percentage (or strain) in the relaxed Si 1-x Ge x substrate, the trap density also increases (Dalapati et al., 2006) . It has been shown that the low frequency noise is linearly proportional to the interface trap density at the SiGe/Si heterointerface (Tsuchiya et al., 2003) . Under negative bias stress at high temperatures, the interface and the oxide trap densities in the device increases with stress time and temperature (as described before). Hence the low frequency noise also increases with increase in stress temperature and time. To include these effects in simulation for strained-Si MOSFETs under negative bias temperature stress, the Hooge model has been modified as a function of Ge content (x), stress time (t) and temperature (T): The low frequency noise in the strained-Si p-MOSFET device with 30% Ge content before and after applying the negative bias stress at room temperature is shown in Figure 9 . The drain current noise spectral density as a function of frequency has been shown at V g = -2.0 V and V d = -0.1 V. As it can be seen, the drain current noise has increased by almost one order after applying the negative voltage stress. In the device under NBTI stress, interface traps are generated due to the hydrogen atoms released from the Si-H bond breaking mechanism. These H atoms along with the Si and Ge dangling bonds at the interface are responsible for the increase in the defect and interface charge density. This results in an increase in the low frequency noise in the device under negative bias stress. The Figure 10 shows the drain current noise as a function of frequency in the strained-Si device after 100s of stress time at elevated temperatures. It can be observed that the noise level increases with increase in stress temperature. At higher temperatures, the carriers get energised and the rate of bond breaking (Si-Si and Si-H) increases. This results in generation of more number of atomic hydrogen and dangling bonds which increases the interface and oxide trap densities. As the low frequency noise is proportional to the interface trap density, hence it increases with rise in stress temperature. Experimental results of low frequency noise in SiGe p-MOSFET device after NBTI stress have been reported by Duan et al. (2016) . The results show similar increment of low frequency noise with stress temperature as that of this simulation. The increase in defect density and interface traps in the device under NBTI stress at higher temperatures causes degradation in the device characteristics. The Figure 11 shows the transfer characteristics of the strained-Si p-MOSFET with 30% Ge content under negative bias stress of -2 V for 100 s at different temperatures. As expected, the drain current decreases significantly with increase in the stress temperature.
Conclusions
This work addresses the hot carrier design issues for novel MOS devices. The detailed analysis of HCD has become current interest with the understanding of microscopic physics associated in single particle and multi particle processes, instead of the simple empirical models that have been followed since last decade. While a lot of progress has been made in the understanding of device degradation brought about by hot carriers, the topic is far from being fully understood, in particular when challenges in future technologies must be resolved. The detailed modelling and reliability design techniques of HCD are discussed. In this work, we studied the unique HCD in drain current due to stressing. A detailed description of the trap generation at and near the interface has been presented.
Lastly, degradation due to the hot carriers in novel biaxially tensilely strained-Si p-channel MOSFET is demonstrated using TCAD simulation. The results presented show that the degradation starts near the high field drain region and subsequently extends towards the source. Room temperature experimental hole mobility enhancement has been calibrated using TCAD simulation. A low-frequency noise study of HC stressing effects in submicron strained-Si p-MOSFETs has been performed. The impact of the HC degradation on low-frequency has been studied as a function of the stress time and temperature. The noise is observed to be significantly increasing after stressing and with the increase in temperature due to increase in the interface and oxide trap charge densities. The degradation of the device transfer characteristics with rise in stress temperature is also shown. Generally, the increase in low frequency noise is due to increase in number of fast interface traps because of HC stress. Because of the dominance of the fast traps, it is observed that the low frequency noise under periodic switching is much larger in comparison to that under constant biasing.
Numerical device simulation based on drift-diffusion (DD) equations has been used in studying the physical mechanisms involved in the device operation and for performance optimisation using TCAD. Design-for-reliability to reduce hot carrier induced degradation of MOS devices can be achieved via simulation is demonstrated.
